, Diagnostic and Detection Fault Collapsing for Multiple Output Circuits, Design, Automation and Test in Europe, pp. Atre, Fault collapsing via functional dominance, International Test Conference, 2003. , Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults, 26th IEEE VLSI Test Symposium (vts 2008), pp. Atre, A new algorithm for global fault collapsing into equivalence and dominance sets, Proceedings. Becker, A hierarchical approach to fault collapsing, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp. Reddy, Safe Fault Collapsing Based on Dominance Relations, 2008 13th European Test Symposium, pp. Reddy, Level of similarity: a metric for fault collapsing, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp. Lee, Simulation Based Approximate Global Fault Collapsing, Proc. Lioy, Advanced fault collapsing (logic circuits testing), IEEE Design & Test of Computers, vol. Seyedi, Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG, Journal of Electronic Testing, vol. of the 11th VLSI Design and Test Symposium Kolkata, pp. Agrawal, Using Hierarchy in Design Automation:The Fault Collapsing Problem, Proc. Lee, An efficient algorithm for sequential circuit test generation, IEEE Transactions on Computers, vol. Patel, HITEC: a test generation package for sequential circuits, Proceedings of the European Conference on Design Automation. To, Fault Folding for Irredundant and Redundant Combinational Circuits, IEEE Trans. , Essentials of Electronic Testing, 2000.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |